Preliminary studies for a future LHCb upgraded vertex-locator using 4D track reconstruction

Fulghesu, Tommaso (2020) Preliminary studies for a future LHCb upgraded vertex-locator using 4D track reconstruction. [Laurea magistrale], Università di Bologna, Corso di Studio in Physics [LM-DM270]
Documenti full-text disponibili:
[img] Documento PDF (Thesis)
Disponibile con Licenza: Salvo eventuali più ampie autorizzazioni dell'autore, la tesi può essere liberamente consultata e può essere effettuato il salvataggio e la stampa di una copia per fini strettamente personali di studio, di ricerca e di insegnamento, con espresso divieto di qualunque utilizzo direttamente o indirettamente commerciale. Ogni altro diritto sul materiale è riservato

Download (4MB)


This thesis reports a preliminary study aimed at finding realistic solutions for the future Vertex Locator of the LHCb experiment in the harsh scenario imposed by the High Luminosity phase of the Large Hadron Collider (LHC). One of these possible solutions to cope with a high-multiplicity-track environment is the introduction of the time information associated with hits on pixels. The addition of the fourth coordinate, the time, will improve the efficiency of track and primary vertices reconstruction, reducing the rate of the fast tracker. The impact of the time information is evaluated in the present work through a simulation. The fast simulation developed is based on the Upgrade-I detector geometry. It has been validated with a full, official, LHCb simulation. Differently from the latter, fast simulation has the advantages to be quicker and versatile, to cope with higher rates of Upgrade-II conditions. This work here presented is done in collaboration with the INFN project TimeSpot, which is developing a promising silicon sensor with a time resolution of O(30ps). Because of the high data-rate and the demand for real-time devices, FPGA solution is a possible candidate for clustering and real-time track reconstruction at read-out level, due to its high predisposition to perform easy and repetitive processes in a highly parallelized form. Since FPGAs receives in input binary data, a raw bank data-format is implemented in the fast simulation. Each raw bank encodes active pixels information of a detector sensor. Once this information is processed, FPGAs will reconstruct tracks from the hits in a parallel way. In conclusions, the thesis work here presented shows, trough simulation studies, that the time information in a pixel sensor, with a resolution of about 30 ps, will be necessary to achieve similar performance like the VeloPixel will do in the coming years.

Tipologia del documento
Tesi di laurea (Laurea magistrale)
Autore della tesi
Fulghesu, Tommaso
Relatore della tesi
Correlatore della tesi
Corso di studio
Ordinamento Cds
Parole chiave
LHCb,Large Hadron Collider,CP Violation,Particle Physics,silicon detector
Data di discussione della Tesi
11 Dicembre 2020

Altri metadati

Statistica sui download

Gestione del documento: Visualizza il documento